Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text
Description
ADC interrupt status register
Fields
DAT_RDY_INT | Data ready interrupt will be cleared after fifo data is read can not be cleared by write 1.
|
WCMP_INT | Window compare interrupt.
|
FIFO_OF_INT | |
ADC_INT | |
Links
(
)